


MC1489, MC1489A

Quad Line EIA-232D Receivers


The MC1489 monolithic quad line receivers are designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard No. EIA-232D.

Features


- Input Resistance – 3.0 k to 7.0 k Ω
- Input Signal Range – ± 30 V
- Input Threshold Hysteresis Built In
- Response Control
 - a) Logic Threshold Shifting
 - b) Input Noise Filtering
- Pb-Free Packages are Available



**SOIC-14
D SUFFIX
CASE 751A**



**PDIP-14
P SUFFIX
CASE 646**



**SOEIAJ-14
M SUFFIX
CASE 965**





Figure 1. Simplified Application

PIN CONNECTIONS



DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 8 of this data sheet.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MC1489, MC1489A




Figure 2. Representative Schematic Diagram
(1/4 of Circuit Shown)

MC1489, MC1489A

MAXIMUM RATINGS (T_A = + 25°C, unless otherwise noted)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	10	Vdc
Input Voltage Range	V _{IR}	± 30	Vdc
Output Load Current	I _L	20	mA
Power Dissipation (Package Limitation, SOIC–14 and Plastic Dual In–Line Package) Derate above T _A = + 25°C	P _D 1/θ _{JA}	1000 6.7	mW mW/°C
Operating Ambient Temperature Range	T _A	0 to + 75	°C
Storage Temperature Range	T _{stg}	– 65 to + 175	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

ELECTRICAL CHARACTERISTICS (Response control pin is open.) (V_{CC} = + 5.0 Vdc ± 10%, T_A = 0 to + 75°C, unless otherwise noted)

Characteristics	Symbol	Min	Typ	Max	Unit
Positive Input Current (V _{IH} = + 25 Vdc) (V _{IH} = + 3.0 Vdc)	I _{IH}	3.6 0.43	– –	8.3 –	mA
Negative Input Current (V _{IH} = – 25 Vdc) (V _{IH} = – 3.0 Vdc)	I _{IL}	– 3.6 – 0.43	– –	– 8.3 –	mA
Input Turn–On Threshold Voltage (T _A = + 25°C, V _{OL} ≤ 0.45 V)	V _{IH}	1.0 1.75	– 1.95	1.5 2.25	Vdc
Input Turn–Off Threshold Voltage (T _A = + 25°C, V _{OH} ≥ 2.5 V, I _L = – 0.5 mA)	V _{IL}	0.75 0.75	– 0.8	1.25 1.25	Vdc
Output Voltage High (V _{IH} = 0.75 V, I _L = – 0.5 mA) (Input Open Circuit, I _L = – 0.5 mA)	V _{OH}	2.5 2.5	4.0 4.0	5.0 5.0	Vdc
Output Voltage Low (V _{IL} = 3.0 V, I _L = 10 mA)	V _{OL}	–	0.2	0.45	Vdc
Output Short–Circuit Current	I _{OS}	–	– 3.0	– 4.0	mA
Power Supply Current (All Gates “on,” I _{out} = 0 mA, V _{IH} = + 5.0 Vdc)	I _{CC}	–	16	26	mA
Power Consumption (V _{IH} = + 5.0 Vdc)	P _C	–	80	130	mW

SWITCHING CHARACTERISTICS (V_{CC} = 5.0 Vdc ± 1%, T_A = + 25°C, See Figure 3.)

Propagation Delay Time (R _L = 3.9 kΩ)	t _{PLH}	–	25	85	ns
Rise Time (R _L = 3.9 kΩ)	t _{TLH}	–	120	175	ns
Propagation Delay Time (R _L = 390 kΩ)	t _{PHL}	–	25	50	ns
Fall Time (R _L = 390 kΩ)	t _{THL}	–	10	20	ns

MC1489, MC1489A

TEST CIRCUITS




Figure 3. Switching Response




Figure 4. Response Control Node

MC1489, MC1489A

TYPICAL CHARACTERISTICS

($V_{CC} = 5.0 \text{ Vdc}$, $T_A = +25^\circ\text{C}$, unless otherwise noted)




Figure 5. Input Current




Figure 6. MC1489 Input Threshold Voltage Adjustment




Figure 7. MC1489A Input Threshold Voltage Adjustment




Figure 8. Input Threshold Voltage versus Temperature




Figure 9. Input Threshold versus Power Supply Voltage

MC1489, MC1489A

APPLICATIONS INFORMATION

General Information

The Electronic Industries Association (EIA) has released the EIA-232D specification detailing the requirements for the interface between data processing equipment and data communications equipment. This standard specifies not only the number and type of interface leads, but also the voltage levels to be used. The MC1488 quad driver and its companion circuit, the MC1489 quad receiver, provide a complete interface system between DTL or TTL logic levels and the EIA-232D defined levels. The EIA-232D requirements as applied to receivers are discussed herein.

The required input impedance is defined as between 3000 Ω and 7000 Ω for input voltages between 3.0 and 25 V in magnitude; and any voltage on the receiver input in an open circuit condition must be less than 2.0 V in magnitude. The MC1489 circuits meet these requirements with a maximum open circuit voltage of one V_{BE} .

The receiver shall detect a voltage between - 3.0 and -25 V as a Logic "1" and inputs between 3.0 and 25 V as a Logic "0." On some interchange leads, an open circuit of power "OFF" condition (300 Ω or more to ground) shall be decoded as an "OFF" condition or Logic "1." For this reason, the input hysteresis thresholds of the MC1489 circuits are all above ground. Thus an open or grounded input will cause the same output as a negative or Logic "1" input.

Device Characteristics

The MC1489 interface receivers have internal feedback from the second stage to the input stage providing input hysteresis for noise rejection. The MC1489 input has typical

turn-on voltage of 1.25 V and turn-off of 1.0 V for a typical hysteresis of 250 mV. The MC1489A has typical turn-on of 1.95 V and turn-off of 0.8 V for typically 1.15 V of hysteresis.

Each receiver section has an external response control node in addition to the input and output pins, thereby allowing the designer to vary the input threshold voltage levels. A resistor can be connected between this node and an external power supply. Figures 4, 6 and 7 illustrate the input threshold voltage shift possible through this technique.

This response node can also be used for the filtering of high frequency, high energy noise pulses. Figures 10 and 11 show typical noise pulse rejection for external capacitors of various sizes.

These two operations on the response node can be combined or used individually for many combinations of interfacing applications. The MC1489 circuits are particularly useful for interfacing between MOS circuits and MDTL/MTTL logic systems. In this application, the input threshold voltages are adjusted (with the appropriate supply and resistor values) to fall in the center of the MOS voltage logic levels (see Figure 12).

The response node may also be used as the receiver input as long as the designer realizes that he may not drive this node with a low impedance source to a voltage greater than one diode above ground or less than one diode below ground. This feature is demonstrated in Figure 13 where two receivers are slaved to the same line that must still meet the EIA-232D impedance requirement.




Figure 10. Typical Turn On Threshold versus Capacitance from Response Control Pin to GND




Figure 11. Typical Turn On Threshold versus Capacitance from Response Control Pin to GND

MC1489, MC1489A




Figure 12. Typical Translator Application – MOS to DTL or TTL




Figure 13. Typical Paralleling of Two MC1489, A Receivers to Meet EIA-232D


MC1489, MC1489A

ORDERING INFORMATION


Device	Package	Operating Temperature Range	Shipping
MC1489D	SOIC-14	$T_A = 0 \text{ to } +75^\circ\text{C}$	55 Units/Rail
MC1489DR2			2500 Tape & Reel
MC1489AD			55 Units/Rail
MC1489ADG	SOIC-14 (Pb-Free)		55 Units/Rail
MC1489ADR2	SOIC-14		2500 Tape & Reel
MC1489ADR2G	SOIC-14 (Pb-Free)		2500 Tape & Reel
MC1489P	PDIP-14	$T_A = 0 \text{ to } +75^\circ\text{C}$	25 Units/Rail
MC1489PG	PDIP-14 (Pb-Free)		25 Units/Rail
MC1489AP	PDIP-14		25 Units/Rail
MC1489M	SOEIAJ-14	$T_A = 0 \text{ to } +75^\circ\text{C}$	50 Units/Rail
MC1489MEL			2000 Tape & Reel
MC1489AM			50 Units/Rail
MC1489AM	SOEIAJ-14 (Pb-Free)		50 Units/Rail
MC1489AMEL	SOEIAJ-14		2000 Tape & Reel
MC1489AMEL	SOEIAJ-14 (Pb-Free)		2000 Tape & Reel

MARKING DIAGRAMS


SOIC-14
D SUFFIX
CASE 751A



PDIP-14
P SUFFIX
CASE 646



SOEIAJ-14
M SUFFIX
CASE 965




A = Assembly Location
 WL, L = Wafer Lot
 YY, Y = Year
 WW, W = Work Week

MC1489, MC1489A

PACKAGE DIMENSIONS

SOIC-14 D SUFFIX CASE 751A-03 ISSUE F




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.55	8.75	0.337	0.344
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

PDIP-14 P SUFFIX CASE 646-06 ISSUE M



NOTES:


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.715	0.770	18.16	18.80
B	0.240	0.260	6.10	6.60
C	0.145	0.185	3.69	4.69
D	0.015	0.021	0.38	0.53
F	0.040	0.070	1.02	1.78
G	0.100 BSC		2.54 BSC	
H	0.052	0.095	1.32	2.41
J	0.008	0.015	0.20	0.38
K	0.115	0.135	2.92	3.43
L	0.290	0.310	7.37	7.87
M	---	10°	---	10°
N	0.015	0.039	0.38	1.01

MC1489, MC1489A

PACKAGE DIMENSIONS

SOEIAJ-14
M SUFFIX
CASE 965-01
ISSUE O



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	---	2.05	---	0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
c	0.18	0.27	0.007	0.011
D	9.90	10.50	0.390	0.413
E	5.10	5.45	0.201	0.215
e	1.27 BSC		0.050 BSC	
H _E	7.40	8.20	0.291	0.323
0.50	0.50	0.85	0.020	0.033
L _E	1.10	1.50	0.043	0.059
M	0°	10°	0°	10°
Q ₁	0.70	0.90	0.028	0.035
Z	---	1.42	---	0.056