### **General Description**

The MAX690 Family of supervisory circuits reduce the complexity and number of components required for power supply monitoring and battery control functions in microprocessor systems. These include  $\mu P$  reset and backup-battery switchover, watchdog timer, CMOS RAM write protection, and power-failure warning. The MAX690 Family significantly improves system reliability and accuracy compared to that obtainable with separate ICs or discrete components.

The MAX690, MAX692 and MAX694 are supplied in 8-pin packages and provide four functions:

- A Reset output during power-up, power-down and brownout conditions.
- Battery backup switching for CMOS RAM, CMOS microprocessor or other low power logic.
- A Reset pulse if the optional watchdog timer has not been toggled within a specified time.
- A 1.3V threshold detector for power fail warning, low battery detection, or to monitor a power supply other than +5V.

The MAX691, MAX693 and MAX695 are supplied in 16-pin packages and perform all MAX690/692/694 functions, plus:

- 1) Write protection of CMOS RAM or EEPROM.
- Adjustable reset and watchdog timeout periods.
- Separate outputs for indicating a watchdog timeout, backup-battery switchover, and low V<sub>CC</sub>.

### **Applications**

Computers Controllers Intelligent Instruments Automotive Systems Critical µP Power Monitoring

#### . Features


- ◆ Precision Voltage Monitor 4.65V in MAX690, MAX691, MAX694 and MAX695 4.40V in MAX692 and MAX693
- Power OK/Reset Time Delay 50, 200ms, or adjustable
- Watchdog Timer 100ms, 1.6 sec, or adjustable
- **♦ Minimum Component Count**
- ♦ 1µA Standby Current
- ♦ Battery Backup Power Switching
- ♦ Onboard Gating of Chip Enable Signals
- Voltage Monitor for Power Fail or Low Battery Warning

### **Ordering Information**


PART	TEMP. RANGE	PIN-PACKAGE
MAX690CPA	0°C to +70°C	8 Lead Plastic DIP
MAX690C/D	0°C to +70°C	Dice*
MAX690EPA	-40°C to +85°C	8 Lead Plastic DIP
MAX690EJA	-40°C to +85°C	8 Lead CERDIP
MAX690MJA	-55°C to +125°C	8 Lead CERDIP
MAX691CPE	0°C to +70°C	16 Lead Plastic DIP
MAX691CWE	0°C to +70°C	16 Lead Wide SO
MAX69C/D	0°C to +70°C	Dice*
MAX691EPE	-40°C to +85°C	16 Lead Plastic DIP
MAX691EWE	-40°C to +85°C	16 Lead Wide SO
MAX691EJE	-40°C to +85°C	16 Lead CERDIP
MAX691MJE	-55°C to +125°C	16 Lead CERDIP

Ordering Information continued on last page.

#### Pin Configuration



#### Typical Operating Circuit



<sup>\*</sup>Contact factory for dice specifications.

### **ABSOLUTE MAXIMUM RATINGS**

Terminal Voltage (with respect to GND)
V <sub>CC</sub>
V <sub>BATT</sub>
All Other Inputs (Note 1) $-0.3V$ to $(V_{OUT} + 0.5V)$
Input Current
V <sub>CC</sub>
V <sub>BATT</sub> 50mA
GND
Output Current
Voutshort circuit protected
All Other Outputs20mA
Rate-of-Rise, V <sub>BATT</sub> , V <sub>CC</sub> 100V/µs
Operating Temperature Range
C suffix 0°C to +70°C
E suffix
M suffix

Power Dissipation
8 Pin Plastic DIP
(Derate 5mW/°C above +70°C)400mW
8 Pin CERDIP
(Derate 8mW/°C above +85°C)500mW
16 Pin Plastic DIP
(Derate 7mW/°C above +70°C)600mW
16 Pin Small Outline
(Derate 7mW/°C above +70°C)600mW
16 Pin CERDIP
(Derate 10mW/°C above +85°C)600mW
Storage Temperature Range65°C to +160°C
ead Temperature (Soldering, 10 seconds) 300°C
ious remperature (condennig, to seconds) 500 C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

( $V_{CC}$  = full operating range,  $V_{BATT}$  = 2.8V,  $T_A$  = 25°C, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
BATTERY BACKUP SWITCHING					
Operating Voltage Range MAX690, MAX691, MAX694, MAX695 V <sub>CC</sub> MAX690, MAX691, MAX694, MAX695 V <sub>BATT</sub> MAX692, MAX693 V <sub>CC</sub> MAX692, MAX693 V <sub>BATT</sub>		4.75 2.0 4.5 2.0		5.5 4.25 5.5 4.0	V
V <sub>OUT</sub> Output Voltage	I <sub>OUT</sub> = 1mA I <sub>OUT</sub> = 50mA		V <sub>CC</sub> -0.1 V <sub>CC</sub> -0.25		V
V <sub>OUT</sub> in Battery Backup Mode	$I_{OUT} = 250\mu A$ , $V_{CC} < V_{BATT} - 0.2V$	V <sub>BATT</sub> -0.1	V <sub>BATT</sub> - 0.02		V
Supply Current (excludes I <sub>OUT</sub> )	I <sub>OUT</sub> = 1mA I <sub>OUT</sub> = 50mA		2 3.5	5 10	mA
Supply Current in Battery Backup Mode	$V_{CC} = 0V, V_{BATT} = 2.8V$		0.6	1	μА
Battery Standby Current (+ = Discharge, - = Charge)	$5.5V > V_{CC} > V_{BATT} + 1V$ $T_A = 25^{\circ}C$ $T_A = Full Operating Range$	-0.1 -1.0		+0.02 +0.02	μΑ
Battery Switchover Threshold V <sub>CC</sub> - V <sub>BATT</sub>	Power Up Power Down		70 50		mV
Battery Switchover Hysteresis			20		mV
BATT ON Output Voltage	I <sub>SINK</sub> = 3.2mA			0.4	V
BATT ON Output Short Circuit Current	BATT ON = V <sub>OUT</sub> = 4.5V Sink Current BATT ON = 0V Source Current	0.5	25 1	25	mA μA
RESET AND WATCHDOG TIMER	·				1
Reset Voltage Threshold	T <sub>A</sub> = Full Operating Range MAX690, MAX691, MAX694, MAX695 MAX692, MAX693	4.5 4.25	4.65 4.4	4.75 4.5	V

Note 1: The input voltage limits on PFI and WDI may be exceeded provided the input current is limited to less than 10mA.

# **ELECTRICAL CHARACTERISTICS (continued)** $(V_{CC} = \text{full operating range, } V_{BATT} = 2.8V, T_A = 25^{\circ}C, \text{ unless otherwise noted.})$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Reset Threshold Hysteresis			40		mV
Reset Timeout Delay (MAX690/91/92/93)	Figure 6. OSC SEL HIGH, $V_{CC}=5V$	35	50	70	ms
Reset Timeout Delay (MAX694/95)	Figure 6. OSC SEL HIGH, V <sub>CC</sub> = 5V	140	200	280	ms
Watchdog Timeout Period, Internal Oscillator	Long Period, $\dot{V}_{CC} = 5V$ Short Period, $V_{CC} = 5V$	1.0 70	1.6 100	2.25 140	sec ms
Natchdog Timeout Period, External Clock	Long Period Short Period	3840 768		4097 1025	Clock Cycles
Minimum WDI Input Pulse Width	$V_{1L} = 0.4, V_{1H} = 0.8V_{CC}$	200			ns
RESET and LOW LINE Output Voltage	$I_{SINK} = 1.6$ mA, $V_{CC} = 4.25$ V $I_{SOURCE} = 1$ $\mu$ A, $V_{CC} = 5$ V	3.5		0.4	٧
RESET and WDO Output Voltage	$I_{SINK} = 1.6$ mA $I_{SOURCE} = 1$ $\mu$ A, $V_{CC} = 5$ V	3.5		0.4	٧
Output Short Circuit Current	RESET, RESET, WDO, LOW LINE	1	3	25	μΑ
WDI input Threshold Logic Low Logic High	V <sub>CC</sub> = 5V (Note 2)	3.5		0.8	٧
WD! Input current	WDI = V <sub>OUT</sub> WDI = 0V	-50	20 15	50	μΑ
POWER FAIL DETECTOR					
PFI Input Threshold	V <sub>CC</sub> = +5V, T <sub>A</sub> = Full	1.2	1.3	1.4	<b>V</b>
PFI Input Current			±0.01	±25	nA
PFO Output Voltage	$I_{SINK} = 3.2 \text{mA}$ $I_{SOURCE} = 1 \mu \text{A}$	3.5		0.4	V
PFO Short Circuit Source Current	PFI = V <sub>IH</sub> , PFO = 0V	1	3	25	μΑ
CHIP ENABLE GATING					
CE IN Thresholds	V <sub>IL</sub> V <sub>IH</sub>	3.0		0.8	V
CE IN Pullup Current			3		μΑ
CE OUT Output Voltage	$I_{SINK} = 3.2$ mA $I_{SOURCE} = 3.0$ mA $I_{SOURCE} = 1\mu$ A, $V_{CC} = 0$ V	V <sub>OUT</sub> -1.5 V <sub>OUT</sub> -0.05		0.4	V
CE Propagation Delay	$V_{CC} = 5V$		50	200	ns
OSCILLATOR					
OSC IN Input Current			±2		μΑ
OSC SEL Input Pullup Current			5		μΑ
OSC IN Frequency Range	OSC SEL = 0V	0		250	kHz
OSC IN Frequency with External Capacitor	OSC SEL = 0V C <sub>OSC</sub> = 47pF		4		kHz

Note 1: The input voltage limits on PFI and WDI may be exceeded provided the input current is limited to less than 10mA.

Note 2: WDI is guaranteed to be in the mid-level (inactive) state if WDI is floating and V<sub>CC</sub> is in the operating voltage range. WDI is internally biased to 38% of V<sub>CC</sub> with an impedance of approximately 125 kilohms.

### Pin Description

	PIN				
NAME	MAX690/ 692/694	MAX691/ 693/695	FUNCTION		
V <sub>CC</sub>	2	3	The +5V input.		
V <sub>BATT</sub>	8	1	Backup battery input. Connect to Ground if a backup battery is not used.		
V <sub>OUT</sub>	1	2	The higher of $V_{CC}$ or $V_{BATT}$ is internally switched to $V_{OUT}$ . Connect $V_{OUT}$ to $V_{CC}$ if $V_{OUT}$ and $V_{BATT}$ are not used. Connect a 0.1 $\mu$ F or larger bypass capacitor to $V_{OUT}$ .		
GND	3	4	0V Ground reference for all signals.		
RESET	7	15	RESET goes low whenever V <sub>CC</sub> falls below either the reset voltage threshold the V <sub>BATT</sub> input voltage. The reset threshold is typically 4.65V for the MAX6 691/694/695, and 4.4V for the MAX692 and MAX693. RESET remains low 50ms after V <sub>CC</sub> returns to 5V, (except 200ms in MAX694/695). RESET also g low for 50ms if the Watchdog Timer is enabled but not serviced within its time period. The RESET pulse width can be adjusted as shown in Table 1.		
WDI	6	11	The watchdog input, WDI, is a three level input. If WDI remains either high or low for longer than the watchdog timeout period, RESET pulses low and WDO goes low. The Watchdog Timer is disabled when WDI is left floating or is driven to mid-supply. The timer resets with each transition at the Watchdog Timer Input.		
PFI	4	9	PFI is the non-inverting input to the Power Fail Comparator. When PFI is less than 1.3V, PFO goes low. Connect PFI to GND or V <sub>OUT</sub> when not used. See Figure 1.		
PFO	5	10	PFO is the output of the Power Fail Comparator. It goes low when PFI is less than 1.3V. The comparator is turned off and PFO goes low when V <sub>CC</sub> is below V <sub>BATT</sub> .		
CE IN	_	13	The input to the CE gating circuit. Connect to GND or V <sub>OUT</sub> if not used.		
CE OUT	_	12	$\overline{\text{CE}}$ OUT goes low only when $\overline{\text{CE}}$ IN is low and V <sub>CC</sub> is above the reset threshold (4.65V for MAX691 and MAX695, 4.4V for MAX693). See Figure 6.		
BATT ON	_	5	BATT ON goes high when V <sub>OUT</sub> is internally switched to the V <sub>BATT</sub> input. It goe low when V <sub>OUT</sub> is internally switched to V <sub>CC</sub> . The output typically sinks 25m and can directly drive the base of an external PNP transistor to increase the output current above the 50mA rating of V <sub>OUT</sub> .		
LOW LINE	_	6	LOW LINE goes low when V <sub>CC</sub> falls below the reset threshold. It returns high as soon as V <sub>CC</sub> rises above the reset threshold. See Figure 6, Reset Timing.		
RESET	_	16	RESET is an active high output. It is the inverse of RESET.		
OSC SEL	_	8	When OSC SEL is unconnected or driven high, the internal oscillator sets the reset time delay and watchdog timeout period. When OSC SEL is low, the external oscillator input, OSC IN, is enabled. OSC SEL has a 3µA internal pullup. See Table 1.		
OSC IN	_	7	When OSC SEL is low, OSC IN can be driven by an external clock to adjute both the reset delay and the watchdog timeout period. The timing can also be adjusted by connecting an external capacitor to this pin. See Figure 8. When OSC SEL is high or floating, OSC IN selects between fast and slow Watchdow timeout periods.		
WDO	-	14	The Watchdog Output, WDO, goes low if WDI remains either high or low for longer than the Watchdog timeout period. WDO is set high by the next transition at WDI. If WDI is unconnected or at mid-supply, WDO remains high. WDO also goes high when LOW LINE goes low.		

### Typical Applications

#### MAX691, MAX693 and MAX695

A typical connection for the MAX691/693/695 is shown in Figure 1. CMOS RAM is powered from  $V_{OUT}.V_{OUT}$  is internally connected to  $V_{CC}$  when 5V power is present, or to  $V_{BATT}$  when  $V_{CC}$  is less than the battery voltage.  $V_{OUT}$  can supply 50mA from  $V_{CC}$ , but if more current is required, an external PNP transistor can be added. When  $V_{CC}$  is higher than  $V_{BATT}$ , the BATT ON output goes low, providing 25mA of base drive for the external transistor. When  $V_{CC}$  is lower than  $V_{BATT}$ , an internal 200 $\Omega$  MOSFET connects the backup battery to  $V_{OUT}$ . The quiescent current in the battery backup mode is  $1\mu A$  maximum when  $V_{CC}$  is between 0V and  $V_{BATT}$ -700mV.

#### Reset Output

A voltage detector monitors  $V_{CC}$  and generates a RESET output to hold the microprocessor's Reset line low when  $V_{CC}$  is below 4.65V (4.4V for MAX693). An internal monostable holds RESET low for 50ms\* after  $V_{CC}$  rises above 4.65V (4.4V for MAX693). This prevents repeated toggling of RESET even if the 5V power drops out and recovers with each power line cycle.

The crystal oscillator normally used to generate the clock for microprocessors takes several milliseconds to start. Since most microprocessors need several clock cycles to reset, RESET must be held low until the microprocessor clock oscillator has started. The

MAX690 Family power-up  $\overline{\text{RESET}}$  pulse lasts 50ms\* to allow for this oscillator start-up time. The manual reset switch and the  $0.1\mu\text{F}$  capacitor connected to the reset bus can be omitted if manual reset is not needed. An inverted, active high, RESET output is also supplied.

#### **Power Fail Detector**

The MAX691/93/95 issues a non-maskable interrupt (NMI) to the microprocessor when a power failure occurs. The  $+5\mathrm{V}$  power line is monitored via two external resistors connected to the Power Fail Input (PFI). When the voltage at PFI falls below 1.3V, the Power Fail Output (PFO) drives the processor's NMI input low. If a Power Fail threshold of 4.8V is chosen, the microprocessor will have the time when  $\mathrm{V}_{CC}$  fails from 4.8V to 4.65V to save data into RAM. An earlier power fail warning can be generated if the unregulated DC input of the 5V regulator is available for monitoring.

#### **RAM Write Protection**

The MAX691/93/95  $\overline{\text{CE}}$  OUT line drives the  $\overline{\text{Chip}}$  Select inputs of the CMOS RAM.  $\overline{\text{CE}}$  OUT follows  $\overline{\text{CE}}$  IN as long as  $V_{\text{CC}}$  is above the 4.65V (4.4V for MAX693) reset threshold. If  $V_{\text{CC}}$  falls below the reset threshold.  $\overline{\text{CE}}$  OUT goes high, independent of the logic level at  $\overline{\text{CE}}$  IN. This prevents the microprocessor from writing erroneous data into RAM during power-up, power-down, brownouts, and momentary power interruptions. The LOW LINE output goes low when  $V_{\text{CC}}$  falls below 4.65V (4.4V for MAX693).

\*200ms for MAX695




Figure 1. MAX691/693/695 Typical Application

#### **Watchdog Timer**

The microprocessor drives the WATCHDOG INPUT (WDI) with an I/O line. When OSC IN and OSC SEL are unconnected, the microprocessor must toggle the WDI pin once every 1.6 seconds to verify proper software execution. If a hardware or software failure occurs such that WDI not toggled, the MAX691/93 will issue a 50ms\* RESET pulse after 1.6 seconds. This typically restarts the microprocessor's power-up routine. A new RESET pulse is issued every 1.6 seconds until WDI is again strobed.

The WATCHDOG OUTPUT (WDO) goes low if the watchdog timer is not serviced within its timeout period. Once WDO goes low it remains low until a transition occurs at WDI. The watchdog timer feature can be disabled by leaving WDI unconnected. OSC IN and OSC SEL also allow other watchdog timing options, as shown in Table 1 and Figure 8.

#### MAX690, MAX692 and MAX694

The 8 pin MAX690, MAX692 and MAX694 have most of the features of the MAX691, MAX693 and MAX695.

\*200ms for MAX695

Figure 2 shows the MAX690/692/694 in a typical application. Operation is much the same as with the MAX691/693/695 (Figure 1) but in this case the Power Fail Input (PFI) monitors the unregulated input to the 7805 regulator. The MAX690/694 RESET output goes low when  $V_{\rm CC}$  falls below 4.65V. The RESET output of the MAX692 goes low when  $V_{\rm CC}$  drops below 4.4V.

The current consumption of the battery-backed-up power bus must be less than 50mA. The MAX690/692/694 does not have a BATT ON output to drive an external transistor. The MAX690/92/94 also does not include chip enable gating circuitry that is available on the MAX691/93/95. In many systems though, CE gating is not needed since a low input to the microprocessor RESET line prevents the processor from writing to RAM during power-up and power-down transients.

The MAX690/92/94 watchdog timer has a fixed 1.6 second timeout period. If WDI remains either low or high for more than 1.6 seconds, a RESET pulse is sent to the microprocessor. The watchdog timer is disabled if WDI is left floating.




Figure 2. MAX690/692/694 Typical Application

### \_\_\_\_\_ Detailed Description Battery-Switchover and Vουτ

The battery switchover circuit compares  $V_{\rm CC}$  to the  $V_{\rm BATT}$  input, and connects  $V_{\rm OUT}$  to whichever is higher. Switchover occurs when  $V_{\rm CC}$  is 50mV greater than  $V_{\rm BATT}$  as  $V_{\rm CC}$  falls, and when  $V_{\rm CC}$  is 70mV more than  $V_{\rm BATT}$  as  $V_{\rm CC}$  rises (see Figure 4). The switchover comparator has 20mV of hysteresis to prevent repeated, rapid switching if  $V_{\rm CC}$  falls very slowly or remains nearly equal to the battery voltage.

When  $V_{CC}$  is higher than  $V_{BATT}$ ,  $V_{CC}$  is internally switched to  $V_{OUT}$  via a low saturation PNP transistor.  $V_{OUT}$  has 50mA output current capability. Use an external PNP pass transistor in parallel with internal transistor if the output current requirement at  $V_{OUT}$  exceeds 50mA or if a lower  $V_{CC}$ - $V_{OUT}$  voltage differential is desired. The BATT ON output (MAX691/693/695 only) can directly drive the base of the external transistor.

It should be noted that the MAX690/91/92/93/94/95 need only supply the average current drawn by the CMOS RAM if there is adequate filtering. Many RAM data sheets specify a 75mA maximum supply current, but this peak current spike lasts only 100ns. A  $0.1\mu\mathrm{F}$  bypass capacitor at  $V_{\mathrm{OUT}}$  supplies the high instantaneous current, while  $V_{\mathrm{OUT}}$  need only supply the average load current, which is much less. A capacitance of  $0.1\mu\mathrm{F}$  or greater must be connected to the  $V_{\mathrm{OUT}}$  terminal to ensure stability.

A 200 $\Omega$  MOSFET connects the  $V_{BATT}$  input to  $V_{OUT}$ 

during battery backup. This MOSFET has very low input-to-output differential (dropout voltage) at the low current levels required for battery backup of CMOS RAM or other low power CMOS circuitry. When  $V_{\rm CC}$  equals  $V_{\rm BATT}$  the supply current is typically  $12\mu A$ . When  $V_{\rm CC}$  is between 0V and  $(V_{\rm BATT}-700{\rm mV})$  the typical supply current is only 600nA typical,  $1\mu A$  maximum.

The MAX690/MAX691/MAX694/MAX695 operate with battery voltages from 2.0V to 4.25V while the MAX692/MAX693 operate with battery voltages from 2.0V to 4.0V. High value capacitors can also be used for short-term memory backup. External circuitry is required to ensure that the capacitor voltage does not rise above the reset threshold, and that the charging resistor does not discharge the capacitor when in backup mode. The MAX691A and the MAX791 provide solutions requiring fewer external components.

A small charging current of typically 10nA (0.1 $\mu$ A max) flows out of the V<sub>BATT</sub> terminal. This current varies with the amount of current that is drawn from V<sub>QUT</sub> but its polarity is such that the backup battery is always slightly charged, and is never discharged while V<sub>CC</sub> is in its operating voltage range. This extends the shelf life of the backup battery by compensating for its self-discharge current. Also note that this current poses no problem when lithium batteries are used for backup since the maximum charging current (0.1 $\mu$ A) is safe for even the smallest lithium cells.

If the battery-switchover section is not used, connect  $V_{BATT}$  to GND and connect  $V_{OUT}$  to  $V_{CC}$ . Table 2 shows the state of the inputs and output in the low power battery backup mode.




Figure 3. MAX691/693/695 Block Diagram




Figure 4. Battery-Switchover Block Diagram

#### Reset Output

 $\overline{\text{RESET}}$  is an active low output which goes low whenever V $_{CC}$  falls below 4.5V (MAX690/691/694/695) or 4.25V (MAX692/693). It will remain low until V $_{CC}$  rises above 4.75V (MAX690/691/694/695) or 4.5V (MAX692/693) for 50 milliseconds\*. See Figures 5 and 6.

The guaranteed minimum and maximum thresholds of the MAX690/691/694/695 are 4.5V and 4.75V, while the guaranteed thresholds of the MAX692/693 are 4.25V and 4.5V. The MAX690/691/694/695 is compatible with 5V supplies with a  $\pm 10\%, -5\%$  tolerance while the MAX692/693 is compatible with 5V  $\pm 10\%$  supplies. The reset threshold comparator has approximately 50mV of hysteresis, with a nominal threshold of 4.65V in the MAX690/691/694/695, and 4.4V in the MAX692/693.

The response time of the reset voltage comparator is about 100 $\mu$ s. V<sub>CC</sub> should be bypassed to ensure that glitches do not activate the RESET output.

RESET also goes low if the Watchdog Timer is enabled and WDI remains either high or low longer than the watchdog timeout period. RESET has an internal  $3\mu$ A pullup, and can either connect to an open collector Reset bus or directly drive a CMOS gate without an external pullup resistor.

\*200ms for MAX694 and MAX695

#### **CE** Gating and RAM Write Protection

The MAX691, MAX693 and MAX695 use two pins to control the Chip Enable or Write inputs of CMOS RAMs. When  $V_{\rm CC}$  is +5V, CE OUT is a buffered replica of CE IN, with a 50ns propagation delay. If  $V_{\rm CC}$  input falls below 4.65V (4.5V min, 4.75V max) an internal gate forces CE OUT high, independent of CE IN. The MAX693 CE OUT goes high whenever  $V_{\rm CC}$  is below 4.4V (4.25V min, 4.5V max). The CE output of both devices is also forced high when  $V_{\rm CC}$  is less than  $V_{\rm BATT}$ . (See Figure 5.)

 $\overline{\text{CE}}$  OUT typically drives the  $\overline{\text{CE}}$ ,  $\overline{\text{CS}}$ , or  $\overline{\text{Write}}$  input of battery backed up CMOS RAM. This ensures the integrity of the data in memory by preventing write operations when  $V_{\text{CC}}$  is at an invalid level. Similar protection of EEPROMs can be achieved by using the  $\overline{\text{CE}}$  OUT to drive the Store or Write inputs of an EEPROM, EAROM, or NOVRAM.

If the 50ns typical propagation delay of  $\overline{\text{CE}}$  OUT is too long, connect  $\overline{\text{CE}}$  IN to GND and use the resulting  $\overline{\text{CE}}$  OUT to control a high speed external logic gate. A second alternative is to AND the LOW LINE output with the  $\overline{\text{CE}}$  or WR signal. An external logic gate and the RESET output of the MAX690/692/694 can also be used for CMOS RAM write protection.




Figure 5. Reset Block Diagram




Figure 6. Reset Timing

#### 1.3V Comparator and Power Fail Warning

The Power Fail Input (PFI) is compared to an internal 1.3V reference. The Power Fail Output (PFO) goes low when the voltage at PFI is less than 1.3V. Typically PFI is driven by an external voltage divider which senses either the unregulated DC input to the system's 5V regulator or the regulated 5V output. The voltage divider ratio can be chosen such that the voltage at PFI falls below 1.3V several milliseconds before the  $\pm 5$ V supply falls below 4.75V. PFO is normally used to interrupt the microprocessor so that data can be stored in RAM before  $V_{\rm CC}$  falls below 4.75V and the RESET output goes low (4.5V for MAX692/93).

The Power Fail Detector can also monitor the backup battery to warn of a low battery condition. To conserve battery power, the Power Fail Detector comparator is turned off and PFO is forced low when  $V_{CC}$  is lower than the  $V_{BATT}$  input voltage.

### **Watchdog Timer and Oscillator**

The watchdog circuit monitors the activity of the microprocessor. If the microprocessor does not toggle the Watchdog Input (WDI) within the selected timeout period, a 50 millisecond\* RESET pulse is generated. Since many systems cannot service the watchdog timer immediately after a reset, the MAX691/693/695 has a longer timeout period after a reset is issued. The normal timeout period accomes effective following the first transition of WDI after RESET has gone high. The watchdog timer is restarted at

the end of Reset, whether the Reset was caused by lack of activity on WDI or by  $V_{\rm CC}$  falling below the reset threshold. If WDI remains either high or low, reset pulses will be issued every 1.6 seconds. The watchdog monitor can be deactivated by floating the Watchdog Input (WDI).

The Watchdog Output ( $\overline{WDO}$ , MAX691/693/695 only) goes low if the watchdog timer "times out" and remains low until set high by the next transition on the watchdog input.  $\overline{WDO}$  is also set high when  $V_{CC}$  goes below the reset threshold.

The watchdog timeout period is fixed at 1.6 seconds and the reset pulse width is fixed at 50ms\* on the 8-pin MAX690, MAX692 and MAX694. The MAX691, MAX693 and MAX695 allow these times to be adjusted per Table 1. Figure 8 shows various oscillator configurations.

The internal oscillator is enabled when OSC SEL is floating. In this mode, OSC IN selects between the 1.6 second and 100ms watchdog timeout periods. In either case, immediately after a reset the timeout period is 1.6 seconds. This gives the microprocessor time to reinitialize the system. If OSC IN is low, then the 100ms watchdog period becomes effective after the first transition of WDI. The software should be written such that the I/O port driving WDI is left in its power-up reset state until the initialization routines are completed and the microprocessor is able to toggle WDI at the minimum watchdog timeout period of 70ms.

\*200ms for MAX694




Figure 7. Watchdog Timer Block Diagram




Figure 8. Oscillator Circuits

Table 1. MAX691, MAX693 and MAX695 Reset Pulse Width and Watchdog Timeout Selections

OSC SEL	OSC IN	Watchdog Timeout Period Immediately		Reset Timeout Period		
030 3EL	030 111	Normal	After Reset	MAX691/93	MAX695	
Low	External Clock Input	1024 clks	4096 clks	512 clks	2048 clks	
Low	External Capacitor	$\frac{400\text{ms}}{47\text{pF}} \times \text{C}$	$\frac{1.6 \text{ sec}}{47 \text{pF}} \times \text{C}$	$\frac{200 \text{ms}}{47 \text{pF}} \times \text{C}$	$\frac{800\text{ms}}{47\text{pF}} \times \text{C}$	
Floating Floating	Low Floating	100ms 1.6 sec	1.6 sec 1.6 sec	50ms 50ms	200ms 200ms	

Note 1: The MAX690/692/694 watchdog timeout period is fixed at 1.6 seconds nominal, the MAX690/692 reset pulse width is fixed at 50ms nominal and the MAX694 is 200ms nominal.

Note 2: When the MAX691 OSC SEL pin is low, OSC IN can be driven by an external clock signal or an external capacitor can be connected between OSC IN and GND. The nominal internal oscillator frequency is 6.55kHz. The nominal oscillator frequency with capacitor is:

120,000

 $F_{OSC}(Hz) = \frac{120,000}{C(pF)}$ 

Note 3: See Electrical Characteristics Table for minimum and maximum timing values.

### Application Hints

#### Other Uses of the Power Fail Detector

In Figure 9 the Power Fail Detector is used to initiate a system reset when  $V_{\rm CC}$  falls to 4.85V. Since the threshold of the Power Fail Detector is not as accurate as the onboard Reset voltage detector, a trimpot must be used to adjust the voltage detection threshold. Both the PFO and RESET outputs have high sink current capability and only  $10\mu A$  of source current drive. This allows the two outputs to be connected directly to each other in a "wired or" fashion.

The overvoltage detector circuit in Figure 10 resets the microprocessor whenever the nominal 5V  $V_{\rm CC}$  is above 5.5V. The battery monitor circuit (Figure 11) shows the status of the memory backup battery. If desired, the CE OUT can be used to apply a test load to the battery. Since CE OUT is forced high during the battery backup mode, the test load will not be applied to the battery while it is in use, even if the microprocessor is not powered.

# Adding Hysteresis to the Power Fail Comparator

Since the power fail comparator circuit is non-inverting, hysteresis can be added by connecting a resistor between the PFO output and the PFI input as shown in Figure 12. When PFO is low, resistor R3 sinks current from the summing junction at the PFI pin. When PFO is high, the series combination of R3 and R4 source current into the PFI summing junction.

#### **Alternate Watchdog Input Drive Circuits**

The Watchdog feature can be enabled and disabled under program control by driving WDI with a 3-state buffer (Figure 13). The drawback to this circuit is that a software fault may erroneously 3-state the buffer, thereby preventing the MAX690 from detecting that the microprocessor is no longer working. In most cases a better method is to extend the watchdog period rather than disabling the watchdog. See Figure 14. When the control input is high, the OSC SEL pin is low and the watchdog timeout is set by the external capacitor. A  $0.01\mu F$  capacitor sets a watchdog timeout delay of 100 seconds. When the control input is low, the OSC SEL pin is driven high, selecting the internal oscillator. The 100ms or the 1.6 sec period is chosen, depending on which diode in Figure 14 is used.




Figure 9. Externally Adjustable V<sub>CC</sub> Reset Threshold




Figure 10. Reset on Overvoltage or Undervoltage




Figure 11. Backup Battery Monitor with Optional Test Load




Figure 12. Adding Hysteresis to the Power Fail Voltage Comparator




Figure 13. Disabling the Watchdog Under Program Control





Figure 14. Selecting Internal or External Watchdog Timeout


### Table 2. Input and Output Status In Battery Backup Mode

$V_{BATT}$ , $V_{OUT}$	V <sub>BATT</sub> is connected to V <sub>OUT</sub> via internal MOSFET.
RESET	Logic low
RESET	Logic high. The open circuit output voltage is equal to V <sub>OUT</sub> .
LOW LINE	Logic low
BATT ON	Logic high
WDI	WDI is internally disconnected from its internal pullup and does not source or sink current as long as its input voltage is between GND and $V_{\text{OUT}}$ . The input voltage does not affect supply current.
WDO	Logic high
PFI	The Power Fail Comparator is turned off and the Power Fail Input voltage has no effect on the Power Fail Output.
PFO	Logic low
CE IN	CE IN is internally disconnected from its internal pullup and does not source or sink current as long as its input voltage is between GND and V <sub>OUT</sub> . The input voltage does not affect supply current.
CE OUT	Logic high
OSC IN	OSC IN is ignored.
OSC SEL	OSC SEL is ignored.
V <sub>CC</sub>	Approximately $12\mu A$ is drawn from the $V_{BATT}$ input when $V_{CC}$ is between $V_{BATT}+100$ mV and $V_{BATT}-700$ mV. The supply current is $1\mu A$ maximum when $V_{CC}$ is less than $V_{BATT}-700$ mV.

**Package Information** 




Package Information (continued)



### 16 Lead Small Outline, Wide (WE)


$$\theta_{JA} = 105^{\circ}\text{C/W}$$
  
 $\theta_{JC} = 60^{\circ}\text{ C/W}$ 




16 Lead Plastic DIP (PE)

$$\theta_{JA} = 135^{\circ}C/W$$
  
 $\theta_{JC} = 65^{\circ}C/W$ 

### Package Information (continued)






 $\theta_{JC} = 50^{\circ}C/W$ 

# Ordering Information (continued)

### Chip Topography

PART	TEMP. RANGE	PIN-PACKAGE
MAX692C/D	0°C to +70°C	Dice
MAX692CPA	0°C to +70°C	8 Lead Plastic DIP
MAX692EPA	-40°C to +85°C	8 Lead Plastic DIP
MAX692EJA	-40°C to +85°C	8 Lead CERDIP
MAX692MJA	-55°C to +125°C	8 Lead CERDIP
MAX693C/D	0°C to +70°C	Dice
MAX693CPE	0°C to +70°C	16 Lead Plastic DIP
MAX693CWE	0°C to +70°C	16 Lead Wide SO
MAX693EPE	-40°C to +85°C	16 Lead Plastic DIP
MAX693EJE	-40°C to +85°C	16 Lead CERDIP
MAX693EWE	-40°C to +85°C	16 Lead Wide SO
MAX693MJE	-55°C to +125°C	16 Lead CERDIP
MAX694C/D	0°C to +70°C	Dice
MAX694CPA	0°C to +70°C	8 Lead Plastic DIP
MAX694EPA	-40°C to +85°C	8 Lead Plastic DIP
MAX694EJA	-40°C to +85°C	8 Lead CERDIP
MAX694MJA	-55°C to +125°C	8 Lead CERDIP
MAX695C/D	0°C to +70°C	Dice
MAX695CPE	0°C to +70°C	16 Lead Plastic DIP
MAX695CWE	0°C to +70°C	16 Lead Wide SO
MAX695EPE	-40°C to +85°C	16 Lead Plastic DIP
MAX695EJE	-40°C to +85°C	16 Lead CERDIP
MAX695EWE	-40°C to +85°C	16 Lead Wide SO
MAX695MJE	-55°C to +125°C	16 Lead CERDIP



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.